

## **Storage Level Characteristics**

	L1	L2	L3	Memory	Disk
Type of Storage	On-chip	On-chip	On-chip	Off-chip	Disk
Typical Size	100 KB	8 MB	32 MB	32 GB	Many GBs
Typical Access Time (ns)	.25	.50	10.8	50	5,000,000
Scaled Access Time	1 second	2 seconds	43 seconds	3.3 minutes	231 days
Managed by	Hardware	Hardware	Hardware	os	os

Adapted from: John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, Morgan-Kaufmann, 2007. (4th Edition)

Usually there are two L1 caches - one for Instructions and one for Data. You will often see this referred to in data sheets as: "L1 cache: 32KB + 32KB" or "I and D cache"

Oregon State University Computer Graphics

5

## **Spatial and Temporal Coherence**

Successful use of the cache depends on Spatial Coherence:

"If you need one memory address's contents now, then you will probably also need the contents of some of the memory locations around it soon."



"If you need one memory address's contents now, then you will probably also need its contents again soon."

If these assumptions are true, then you will generate a lot of cache hits.

If these assumptions are not true, then you will generate a lot of cache misses, and you end up re-loading the cache a lot.

## Cache Hits and Misses

When the CPU asks for a value from memory, and that value is already in the cache, it can get it guickly. This is called a cache hit

When the CPU asks for a value from memory, and that value is not already in the cache, it will have to go off the chip to get it.

This is called a cache miss


While cache might be multiple kilo- or megabytes, the bytes are transferred in much smaller quantities, each called a cache line. The size of a cache

line is typically just 64 bytes.

Performance programming should strive to avoid as many cache misses as possible. That's why it is very helpful to know the cache structure of your CPU.

Oregon State







For large arrays, would it be better to add the elements by row, or by column? Which will avoid the most cache misses?


sum = 0.; for( int i = 0; i < NUM; i++) for( int j = 0; j < NUM; j++) float f = ??? sum += f;

float f = Array[i][j]; Sequential memory order Jump-around-in-memory order float f = Array[j][i]; Oregon state University Computer Graphics


```
#define NUM 10000
float Array[NUM][NUM];
double MyTimer();
int
main( int argc, char *argv[]) {
    float sum = 0.;
    double start = MyTimer();
    for( int i = 0; i < NUM; i++) {
        for( int j = 0; j < NUM; j++) {
            sum += Array[i][j]; // access across a row
        }
    }
    double finish = MyTimer();
    double finish = MyTimer();
    double row_secs = finish - start;
```











```
Computer Graphics is often a Good Use for Array-of-Structures:
           X0
           Y0
                         struct xyz
           Z0
                                   float x, y, z;
           X1
                         } Array[N];
           Y1
           Z1
           X2
                         glBegin( GL_LINE_STRIP );
           Y2
                         for( int i = 0; i < N; i++)
           Z2
           Х3
                                   glVertex3f( Array[ i ].x, Array[ i ].y, Array[ i ].z );
           Y3
                         glEnd();
           Z3
Oregon State
University
Computer Graphics
```





































## Each core has its own separate L2 cache, but a write by one can impact the state of the others. For example, if one core writes a value into one of its own cache lines, any other core using a copy of that same cache line can no longer count on its values being up-to-date. In order to regain that confidence, the core that wrote must flush that cache line back to memory and the other core must then reload its copy of that cache line. To maintain this organization, each core's L2 cache has 4 states (MESI): 1. Modified 2. Exclusive 3. Shared 4. Invalid






















































































```
57
                        malloc'ing on a cache line
Let's say that you have a structure and you want to malloc an ARRAYSIZE
array of them. Normally, you would do this:
   struct xyzw *p = (struct xyzw *) malloc( (ARRAYSIZE)*sizeof(struct xyzw) );
  struct xyzw *Array = &p[0];
  Array[ i ].x = 10.;
If you wanted to make sure that array of structures started on a cache line boundary,
you would do this:
    unsigned char *p = (unsigned char *) malloc( 64 + (ARRAYSIZE)*sizeof(struct xyzw) );
   int offset = (long int)p & 0x3f;
                                           // 0x3f = bottom 6 bits are all 1's
   struct xyzw *Array = (struct xyzw *) &p[64-offset];
   Array[ i ].x = 10.;
Remember that when you want to free this malloc'ed space, be sure to say:
          free(p);
not:
```

