

Δ

Storage Level Characteristics

	L1	L2	L3	Memory	Disk
Type of Storage	On-chip	On-chip	On-chip	Off-chip	Disk
Typical Size	100 KB	8 MB	32 MB	32 GB	Many GBs
Typical Access Time (ns)	.25	.50	10.8	50	5,000,000
Scaled Access Time	1 second	2 seconds	43 seconds	3.3 minutes	231 days
Managed by	Hardware	Hardware	Hardware	os	os

Adapted from: John Hennessy and David Patterson, *Computer Architecture: A Quantitative Approach*, Morgan-Kaufmann, 2007. (4th Edition)

Usually there are two L1 caches – one for Instructions and one for Data. You will often see this referred to in data sheets as: "L1 cache: 32KB + 32KB" or "I and D cache"



mjb - March 14, 2024

6

5

Cache Hits and Misses

When the CPU asks for a value from memory, and that value is already in the cache, it can get it quickly.

This is called a cache hit

When the CPU asks for a value from memory, and that value is not already in the cache, it will have to go off the chip to get it.

This is called a cache miss

While cache might be multiple kilo- or megabytes, the bytes are transferred in much smaller quantities, each called a **cache line**. The size of a cache


line is typically just 64 bytes.



Performance programming should strive to avoid as many cache misses as possible. That's why it is very helpful to know the cache structure of your CPU.

Oregon State
University
Computer Graphics

mjb – March 14, 2024



```
8
           How Bad Is It? -- Demonstrating the Cache-Miss Problem
       C and C++ store 2D arrays a row-at-a-time, like this, A[ i ][ j ]:
       [i]
                ..10 | ...11 | .12 | .13 | ...14
                                                           sum = 0.;
                       ··1<del>6</del> |·1<del>7</del> |·1<del>8</del> |··+19
                                                           for( int i = 0; i < NUM; i++)
                 20
                       ·21···22···23····24
                                                                      for( int j = 0; j < NUM; j++)
 For large arrays, would it be better to add the
                                                                                 float f = ???
 elements by row, or by column? Which will avoid
                                                                                 sum += f;
 the most cache misses?
                                                                      }
     Sequential memory order
                                                             float f = Array[i][j];
     Jump-around-in-memory order
                                                             float f = Array[j][i];
Oregon state
University
Computer Graphics
                                                                                              mjb – March 14, 2024
```


```
#define NUM 10000
float Array[NUM][NUM];
double MyTimer();
int
main(int argc, char *argv[])
{
    float sum = 0.;
    double start = MyTimer();
    for(int i = 0; i < NUM; i++)
    {
        sum += Array[i][j];  // access across a row
        }
    }
    double finish = MyTimer();
    double row_secs = finish - start;


Oregunstate
University
Computer Graphics
```


```
Demonstrating the Cache-Miss Problem – Down Columns

float sum = 0.;
double start = MyTimer();
for( int i = 0; i < NUM; i++)
{
    for( int j = 0; j < NUM; j++)
    {
        sum += Array[ j ][ i ];
    }
    double finish = MyTimer();
    double col_secs = finish - start;


OregonState
University
Computer Graphics
```











```
14
                                         But, Here Is a Compromise:
#include <cstdio>
#define NUMALLOC
                            1024
struct node
              float data:
              bool canBeDeleted;
              struct node *next:
struct node *Head = NULL;
struct node *
GetNewNode()
                                                                                                          NUMALLOC - 1
              if( Head == NULL )
                            struct node *array = new struct node[NUMALLOC];
Head = &array[0];
                            for( int i = 0; i < NUMALLOC - 1; i++ )
                                         array[i].canBeDeleted = false;
array[i].next = &array[i+1];
                                                                                       Remember: in this scheme, you
                                                                                       cannot delete an individual node
                            array[NUMALLOC-1].next = NULL;
                                                                                       because it was allocated as part of an
                                                                                       array. The best you can do is track
              struct node *p = Head;
                                                                                       which nodes can be deleted and then
              Head = Head->next;
              return p;
                                                                                       when all of an array's nodes are
}
                                                                                       flagged, delete the whole array.
void
DeleteNode( struct node *n )
              n->canBeDeleted = true;
                                                                                                                        mjb - March 14, 2024
```























How Different Cores' Cache Lines Keep Track of Each Other

24

Each core has its own separate L2 cache, but a write by one can impact the state of the others.

For example, if one core writes a value into one of its own cache lines, any other core using a copy of that same cache line can no longer count on its values being up-to-date. In order to regain that confidence, the core that wrote must flush that cache line back to memory and the other core must then reload its copy of that cache line.

To maintain this organization, each core's L2 cache has 4 states (MESI):

- 1. Modified
- 2. Exclusive
- 3. Shared
- 4. Invalid



mjb – March 14, 2024

A Simplified View of How MESI Works

 Core A reads a value. Those values are brought into its cache. That cache line is now tagged Exclusive.

Core B reads a value from the same area of memory. Those values are brought into its cache, and now both cache lines are re-tagged Shared.

 If Core B writes into that value. Its cache line is re-tagged Modified and Core A's cache line is re-tagged Invalid.

Step C		Cache Line A	Cache Line B	
7	1	Exclusive		
7	2	Shared	Shared	
~	3	Invalid	Modified	
7	4	Shared	Shared	

4. Core A tries to read a value from that same part of memory. But its cache line is tagged Invalid. So, Core B's cache line is flushed back to memory and then Core A's cache line is reloaded from memory. Both cache lines are now tagged Shared.




This is a huge performance hit, and is referred to as False Sharing


Note that False Sharing doesn't create incorrect results – it just creates a performance hit. If anything, False Sharing *prevents* getting incorrect results.


mjb - March 14, 2024


25


25













































































malloc'ing on a cache line

53

What if you are malloo'ing, and want to be sure your data structure starts on a cache line boundary?

Knowing that cache lines start on fixed 64-byte boundaries lets you do this. Consider a memory address. The top N-6 bits tell you what cache line number this address is a part of. The bottom 6 bits tell you what offset that address has within that cache line. So, for example, on a 32-bit memory system:

Cache line number

Offset in that cache line

32 - 6 = 26 bits

6 bits: 0-63

For example $101010_{b} = 42$

So, if you see a memory address whose bottom 6 bits are 000000, then you know that that memory location begins on a cache line boundary.



mjb - March 14, 2024

53

malloc'ing on a cache line

54

Let's say that you have a structure and you want to malloc an ARRAYSIZE array of them. Normally, you would do this:

```
struct xyzw *p = (struct xyzw *) malloc( (ARRAYSIZE)*sizeof(struct xyzw) );
struct xyzw *Array = &p[0];
...
Array[ i ].x = 10. ;
```

If you wanted to make sure that array of structures started on a cache line boundary, you would do this:

Remember that when you want to free this malloc'ed space, be sure to say:





